Introduction
Three-dimensional (3D) integration technology that can vertically stack several thin LSI chips with Through-Si Vias (TSVs) and metal microbumps has attracted much attention [1] . Recently, great interests in electrical and mechanical reliability issues are increasing in 3D integration recearches [2] [3] . In general 3D-LSIs, metal microbumps that electrically connect upper and lower chips are surrounded by organic adhesives called underfill materials. As shown in Fig.1 , the metal microbumps induce local mechanical stress in the thinned Si substrates after chip stacking because the coefficient of thermal expansion (CTE) of the organic adhesive is larger than that of metal microbumps. In addition, the local bending stress induced by the CTE mismatch would affect device characteristics [4] .
In this paper, we propose a new method using Si microbumps to easily evaluate the impact of local bending stress induced by CTE mismatch. Micro-Raman spectroscopy (μRS) was used for measuring the local bending stress. This paper discussed the effect of the local bending stress on the characteristics of MOSFET after chip-to-wafer bonding.
Experimental
Figurer 2 shows cross-sectional structure we propose to evaluate the impact of local bending stress. The structure is composed of Si microbumps, an organic adhesive, and a thinned Si or LSI chip.
The structure was fabricated in the following processes, as shown in Fig.3 . First, Si microbumps were formed on Si wafer by inductive coupled plasma-reactive ion etching (ICP-RIE). The bump size and height were 20 μm by 20 μm and 20 μm. The bump pitches were 50, 100, 300, and 500 μm. Then, the thinned chips were bonded on the Si wafers having the Si microbumps after adhesive coating. After that, epoxy used as the adhesive was additionally coated around the thinned chips. The chip-on-wafer samples were temporarily exposed in vacuum atmosphere to completely remove voids between the thinned chips and the substrates. Finally, the epoxy was cured at 190 ℃.
The μRS spectra were recorded at room temperature with the confocal microscope equipped with a CCD detector using Ar ion 488 nm laser focused to a 1 μm spot. The spectcral resolution is around 0.4 cm -1 .
Results and discussion
The simple chip-on-wafer structure with Si microbumps enables us to evaluate only local bending stress by microbumps and adhesives. Figure 4 shows the results of surface profile measurements of thinned Si chips stacked on substrates with Si microbumps. The amount of chip bending increases with an increase in Si microbump pitch. In other word, fine-pitch microbumps (high-density microbumps) can provide smaller bending of the chip. The mapping image of local bending stress obtained from Raman shift is shown in Fig.5 . Here, we used Si chips thinned to 35 μm. Figures 5(a) and 5(b) show stress distribution of thinned Si chips bonded on the wafers having 300-μm and 100-μm pitch Si microbumps. 1 GPa strain stress is observed directly on the Si microbumps with a size of 20 μm, whereas 150 MPa compression stress is observed at the middle of adjacent two microbumps in Fig.5(a) . On the other hand, the values of both the strain and compression stresses clearly decrease in Fig.5(b) using 100-μm pitch microbumps, compared with Fig.5(a) using 300-μm pitch microbumps. The similar local bending stresses are generated all over the Si chips. Figure 6 shows I d -V d characteristics of nMOSFETs in thinned LSI chips before and after bonding on wafers having 50-μm-pitch microbumps. MOSFETs are located between adjacent two Si microbumps, and the current direction in the nMOSFETs and the line connecting the two Si micorbumps parallel each other. The distance from a MoSFET to a microbump is defined as a dimension between the gate electrode and the center of nearest Si microbump. The MOSFET-micorbump distance is 15 μm and 22 μm in Figure 6 (a) and 6(b). By the local bending stress, the values of ON current were increased in the former position and slightly decreased in the latter position. Figure 7 shows the relationship between the MOSFET-microbump distance and the change ratio of electron mobility at E eff of 0.45 MV/cm. The position defined as a distance from center of Si bump. As seen from Fig.7 , the local bending stress causes the dispersion of mobility characteristics on MOSFETs formed in thinned LSI chips.
Conclusion
The local bending stress applied to thinned Si or LSI chips after bonding to Si substrate was investigated using Si microbumps and an epoxy adhesive. The maximum local stress was 1 GPa and the variable stress causes characteristic dispersion of the MOSFET in the thinned LSI chip. These results signal that bending stress gives negative effect as switching-voltage change of CMOS inverter, reference-current change, etc. to LSI circuits. 
